

**What is claimed is:**

- 1     1.     A method of manufacturing a semiconductor device including a thyristor and a  
2     substrate having an upper surface, wherein at least one region of the thyristor is in the  
3     substrate, the method comprising:  
4         providing a trench having a sidewall in the substrate and adjacent to the thyristor  
5     region;  
6         forming a dielectric material on a portion of the sidewall;  
7         forming a control port in the trench, the control port having an uppermost portion  
8     recessed below the surface of the substrate and being adapted for capacitively coupling to  
9     the thyristor region in the substrate via a portion of the dielectric material extending  
10    alongside the control port and below the uppermost portion thereof and for controlling  
11    current flow in the thyristor region; and  
12         implanting ions into the substrate without implanting ions into the dielectric  
13    material portion extending alongside the control port and below the uppermost portion of  
14    the control port.
- 1     2.     The method of claim 1, wherein the implanting ions into the substrate includes  
2     implanting ions to a selected depth below the upper surface of the substrate and wherein  
3     forming the control port includes forming the control port recessed at least as low as the  
4     selected depth.

1     3.     The method of claim 1, further comprising using a material in the substrate and  
2     above the uppermost portion of the control port to inhibit ions from doping the dielectric  
3     material portion extending alongside the control port and below the uppermost portion of  
4     the control port.

1     4.     The method of claim 3, wherein the using a material in the substrate and above  
2     the uppermost portion of the control port includes preventing the dielectric material from  
3     being implanted.

1     5.     The method of claim 3, wherein the using a material in the substrate and above  
2     the uppermost portion of the control port includes using a filled portion of the trench  
3     above the uppermost portion of the control port to inhibit ions from doping the dielectric  
4     material portion extending alongside the control port and below the uppermost portion of  
5     the control port.

1     6.     The method of claim 1, wherein the implanting ions includes implanting an active  
2     region of an adjacent pass device.

1     7.     The method of claim 6, further comprising forming a pass device, wherein the  
2     forming a pass device comprises:  
3         ion implanting the active region and a second active region in the substrate  
4     adjacent to the trench;

5           forming a control port over the substrate and between the active regions, the  
6   control port being adapted for capacitively coupling to a region in the substrate between  
7   the active regions for forming a conductive channel between the active regions; and  
8           electrically coupling the active region to the thyristor.

1   8.     The method of claim 7, further comprising electrically coupling the second active  
2   region to a bit line.

1   9.     The method of claim 8, further comprising implanting thyristor body regions in  
2   the substrate, one of the body regions including at least a portion of the thyristor region to  
3   which the control port is adapted for capacitively coupling.

1   10.    The method of claim 9, wherein the implanting ions into the substrate without  
2   implanting ions into the dielectric material portion includes implanting an emitter region  
3   above the control port and wherein the electrically coupling the active region to the  
4   thyristor includes electrically coupling the active region to the emitter region above the  
5   control port.

1   11.    The method of claim 10, wherein the implanting the emitter region and the ion  
2   implanting the active region include simultaneously ion implanting the emitter region and  
3   the active region.

1 12. The method of claim 1, wherein the implanting ions into the substrate without  
2 implanting ions into the dielectric material portion includes implanting an emitter region  
3 of the thyristor.

1 13. The method of claim 12, wherein the forming the control port includes forming  
2 the control port below the emitter region.

1 14. The method of claim 13, wherein the forming the control port includes forming a  
2 control port that is configured and arranged for capacitively coupling to the thyristor  
3 region in the substrate for controlling current flow in the thyristor without capacitively  
4 coupling to the emitter region.

1 15. The method of claim 13, further comprising forming the thyristor in the substrate  
2 adjacent to the trench, a portion of the thyristor including the thyristor region that the  
3 control port is adapted for capacitively coupling to, wherein the forming the thyristor  
4 includes ion implanting the emitter region immediately adjacent to the thyristor region  
5 that the control port is adapted for capacitively coupling to, wherein the control port is  
6 recessed sufficiently below the emitter region such that ions implanted via the emitter  
7 region do not implant the dielectric material extending alongside the control port and  
8 below the uppermost portion thereof.

1 16. The method of claim 1, further comprising electrically coupling the thyristor-  
2 based semiconductor device to an array of semiconductor devices and forming a memory  
3 array.

1 17. A method of manufacturing a memory cell having a thyristor electrically coupled  
2 in series to a pass device, the method comprising:

3 etching a trench having a sidewall in a substrate having an upper surface, the  
4 trench being etched adjacent to and at least partially around a thyristor region;

5 forming a buried emitter region of the thyristor in the substrate below and  
6 adjacent to the trench;

7 forming a dielectric material on the sidewall of the etched trench;

8 forming a control port in the trench and recessed below the upper surface of the  
9 substrate;

10 forming a first base region in the substrate, adjacent to and electrically coupled to  
11 the buried emitter region;

12 implanting a portion of the thyristor region and forming a second base region of  
13 the thyristor electrically coupled to the first base region and adapted for capacitively  
14 coupling to the control port via the dielectric material;

15 while using a filled portion of the trench above the uppermost portion of the  
16 control port to inhibit ions from doping the dielectric material portion extending  
17 alongside the control port and below the uppermost portion of the control port, ion  
18 implanting a portion of the substrate and forming a second emitter region of the thyristor

19 electrically coupled to the second base region and first and second active regions of the  
20 pass device; and  
21 forming a gate over the upper surface of the substrate and adapted for controlling  
22 current flow between the first and second active regions of the pass device, wherein the  
23 pass device and the thyristor form a memory cell adapted for storing information and to  
24 effect read and write access to the stored information.